Visitors
News
📚 29.Jun.2026
The first algorithm paper from our group has been accepted to IEEE AICAS in Ha Long Bay, Vietnam 🇻🇳!
This work is closely tied to our HolistIC project on Analog-Digital-Algorithm co-design. Big thanks to our collaborators:
- Sangyeob Kim, Yonsei University, South Korea 🇰🇷
- Qinyu Chen, Leiden University, Netherlands 🇳🇱
- Chang Gao, TU Delft, Netherlands 🇳🇱
Congrats, Soujanya!
🎉 11.Jun.2026
Kwantae has been awarded the Academy Research Fellowship (ranked 1st in the review panel) by the Research Council of Finland (RCF)! The project is funded with €1M in total over the next 4 years.
HolistIC: Analog-Digital-Algorithm Co-Optimized System-on-Chip for Intelligent Audio IoT Sensors
Our group aims to develop a next-generation audio chip that unifies sensor interface, data processing, and inference through holistic co-design. This project will be carried out in collaboration with the following research groups:
- Sangyeob Kim, Yonsei University, South Korea 🇰🇷
- Komail Badami, CSEM Zurich, Switzerland 🇨🇭
- Martin Andraud, UCLouvain, Belgium 🇧🇪
We sincerely thank the Research Council of Finland for the funding decision and the reviewers for their valuable feedback!
Stay tuned for updates from our group!
21.Mar.2026
We open-source cdl_gen, a Python-to-schematic generator for Cadence Virtuoso.
Claude successfully generates a 4-bit cap DAC with 2% mismatch with cdl_gen.
We hope cdl_gen can be helpful for analog/mixed-signal designers!
🎉 20.Feb.2026
The FENNEC project that Kwantae contributed has received the Demo Session Award at the IEEE ISSCC!
